

RA8889

Character/Graphic TFT LCD Controller

Datasheet

June 5, 2025

RAiO Technology Inc.

©Copyright RAiO Technology Inc., 2020-2025



1. Introduction

This is the Hardware Functional Specification for the RA8889 TFT LCD Controller. RA8889 supports CMOS type interface. This document provides system block diagrams, Pin information, AC/DC characteristics, functional description of each block, detail register descriptions, and power mode control.

1.1 Overview Description

RA8889 is a low power TFT controller with powerful display functions and build-in internal SDRAM memory. In order to quickly refresh the screen content with the display memory, RA8889 provides not only parallel, 8080/6800 8/16-bit MCU interface, but also 3/4 wire SPI and IIC serial interface. Plenty powerful functions are provides from RA8889, such as multiple display buffers, Picture-in-Picture, transparency control, display with rotation & mirror, and build-in JPEG and AVI decoder.

1.2 System Diagram & Chip Diagram




Figure 1-1: System Diagram



2. Features

2.1 Frame Buffer

Build-in 128Mb SDRAM

2.2 Host Interface

- Support 8080/6800 8/16-bit asynchronous parallel bus interface
 - Provide xnwait event to extend MPU cycle
- Support serial host Interface. Ex. IIC, 3/4-wire SPI
- Mirror and rotation functions are available for image data writes

2.3 Display Input Data Formats

- 1bpp: monochrome data (1-bit/pixel)
- 8bpp: RGB 3:3:2 (1-byte/pixel)
- 16bpp: RGB 5:6:5 (2-byte/pixel)
- 24bpp: RGB 8:8:8 (3-byte/pixel or 4-byte/pixel)
 - Index 2:6 (64 index colors/pixel with opacity attribute, reference BTE function)
 - αRGB 4:4:4:4 (4096 colors/pixel with opacity attribute, reference BTE function)
 - αRGB 8:8:8:8 (8bit alpha, 24bpp color depth, reference BTE function)

2.4 Display Mode

Configurable digital TFT output: 24-bits TFT output / 18-bits TFT output / 16-bits TFT output

2.5 Support Various Panel Resolution

- Support 16/18/24-bit CMOS interface type panel
- Support a variety of different screen resolutions, the maximum horizontal resolution is 1366 pixels, and the maximum vertical resolution is below 2048 pixels (Note: The actual panel resolution depends on the pixel clock and color depth)

When RA8889 TFT Output supports 24bpp

CCLK Max. = 120MHz

SCLK Max. = 60MHz

Required LCD clock = LCD vertical Pixel * LCD horizontal Pixel * 60(Hz) * 1.1

If Required LCD Clock > SCLK, the LCD refresh rate (Refresh Rate or VSYNC rate) will be lower than 60Hz under this application condition.

The supported panels are:

- QVGA: 320 x 240 x 16/18/24-bit LCD panel
- WQVGA: 480 x 272 x 16/18/24-bit LCD panel
- VGA: 640 x 480 x 16/18/24-bit LCD panel
- WVGA: 800 x 480 x 16/18/24-bit LCD panel
- SVGA: 800 x 600 x 16/18/24-bit LCD panel
- QHD: 960 x 540 x 16/18/24-bit LCD panel
- WSVGA: 1024 x 600 x 16/18/24-bit LCD panel
- XGA: 1024 x 768 x 16/18/24-bit LCD panel
- WXGA: 1280 x 768 x 16/18/24-bit LCD panel
- WXGA: 1280 x 800 x 16/18/24-bit LCD panel
- WXGA: 1366 x 768 x 16/18/24-bit LCD panel



2.6 Display Features

- Provide 4 User-defined 32x32 pixels Graphic Cursor
- Display Window

The display window is defined by the size of the LCD display. Complete or partial updates to the display window are done through canvas image's setting. The active window size and start position are specified in 8 pixel resolution (horizontal) and 1 line resolution (vertical). Window coordinates are referenced to top left corner of the display window (even when flip is enabled or rotate text, no host side translation is required).

- Virtual display
 - Virtual display is available to show an image which is larger than LCD panel size. The image may scroll easily in any direction.
- Picture-in-Picture (PIP) display

Two PIP windows are supported. Enabled PIP windows are always displayed on top of Main window. The PIP windows sizes and start positions are specified in 4 pixel resolution (horizontal) and 1 line resolution (vertical). Image scrolling can be performed by changing the start address of a PIP window. The PIP1 window is always on top of PIP2 window.

Multi Buffer

Multi buffering allows the main display window to be switched among buffers. The number of buffers depends on build-in memory size and the desired size of the write buffers. Multi buffering allows a simple animation display to be performed by switching the buffers.

- Wake-up display
 - Wake-up display is available to show the display data quickly which data is stored in SDRAM. This feature is used when returning from the Standby mode or Suspend mode.
- Horizontal Flip display and Vertical Flip display
 - Horizontal and Vertical Flip display functions are available for image mirror.
- Color Bar Display

It could display color bar on panel and need not SDRAM. Default resolution is 640 dots by 480 dots.

2.7 Media Decoder Unit (MDU)

- Auto distinguish JPEG, BMP and AVI format.
- Support JPEG baseline profile with YUV444, YUV422, YUV420, YUV400 and not support restart interval format.
- Support standard BMP format with raw data.
- Support AVI (motion JPEG) for video display.
- Provide auto play, pause, and stop function for AVI display.

2.8 Block Transfer Engine (BTE)

- 2D BitBLT Engine
- Copy with ROP & color expansion
- Solid fill & Pattern fill
 - Provide User-defined Patterns with 8x8 pixels or 16x16 pixels
- Opacity (Alpha-Blend) control

It allows two images to be blended to create a new image which can **then** be displayed using a PIP window. The processing speed of Alpha-blend function varies depending on the image size. Optionally, a single input image can be processed.

- Chroma-keying function: Mixes images with applying the specified RGB color according to transparency rate.
- Window Alpha-blending function: Mixes two images according to transparency rate in the specified region (fade-in and fade-out functions are available).
- Dot Alpha-blending function: Mixes images according to transparency rate when the target is a graphics image in the RGB format.



2.9 Geometric Drawing Engine

Draw dot, Line, Curve, Circle, Ellipse, Triangle, Square & Circular Square

2.10 SPI Master Interface

2.10.1 Text Features

- Embedded 12x24 Character Sets of ISO/IEC 8859-1/2/4/5.
- Supporting Genitop Inc. UNICODE/BIG5/GB etc. Serial Character ROM with 16x16/24x24/32X32 dots Font Size. The supporting product numbers are GT21L16T1W, GT30L16U2W, GT30L24T3Y, GT30L24M1Z, and GT30L32S4W, GT20L24F6Y, GT21L24S1W.
- User-defined Characters support half size (8x16/12x24/16x32) & full size
- Programmable Text Cursor for Writing with Character
- Character Enlargement Function X1, X2, X3, X4 for Horizontal/Vertical Direction
- Support Character 90 degree Rotation

2.10.2 DMA Function

- Support direct data transfer from external serial flash to frame buffer
- Support external flash memory Single / Dual / Quad mode

2.10.3 General SPI Master

- Compatible with Motorola's SPI specifications
- 16 bytes entries deep read FIFO
- 16 bytes entries deep write FIFO
- Interrupt generation after Tx FIFO empty and SPI Tx/Rx engine idle

2.10.4 IDEC Function

- Support external serial flash (serial flash) data through MDU to frame buffer
- Support external serial flash Quad mode

2.11 IIC Interface

- IIC master interface
 - For the expand I/O device, external touch screen controller for panel control
 - Support Standard mode (100kbps) and Fast mode (400kbps)

2.12 PWM Timer

- Two 16-bit timers
- One 8-bit pre-scalars & One 4-bit divider
- Programmable duty control of output waveform (PWM)
- Auto reload mode or one-shot pulse mode
- Dead-zone generator



2.13 Key-scan Interface

- Support up-to 5x5 key matrix (share with the GPIO pin)
- Programmable scan period
- Support long Key & repeat key
- Support up to 2 keys are pressed simultaneously
 Note: Restricted support 3-keys are pressed simultaneously (3-keys cannot form 90°)
- Support Key-Scan Wakeup function

2.14 Power Saving

- Support 3 kind of power saving mode
 - Standby mode, Suspend mode & Sleep mode
- It may wakeup by host, key & external event

2.15 Clock Source

- Embedded programmable PLL for system core clock, LCD panel scan clock and the SDRAM clock
- Single crystal clock input: (XI/XO: 10MHz)
- Internal system clock (core clock ,CCLK) (Maximum 120MHz)
- Internal SDRAM clock (memory clock ,MCLK) (Maximum 166MHz)
- LCD panel scan clock (scan clock ,SCLK) (Maximum 100MHz)

2.16 Reset

- Accept external hardware reset to synchronize with system
- Software command reset

2.17 Power Supply

- I/O voltage: 3.3V +/- 0.3V
- Embedded 1.2V LDO for core power

2.18 Package

- LQFP-100
- Operation temperature: -40[°]C ~ 85[°]C



3. Symbol and Package

3.1 RA8889 Symbol & Pin Assignment




Figure 3-1



3.2 Package Outline Dimensions




Figure 3-2: RA8889 Package Outline Dimensions



4. Signal Description

4.1 Parallel Host Interface (25 signals)

D' N'	D:-/D	Plu Beauty Con				
Pin Name	Dir/Drv.	Pin Description				
XDB[15:0]	IO (8mA)	XDB[7:0] are multiplex with serial host signals if serial host mode set. Ple refer to serial host interface section.				
		Command / Data Select Input				
XA0	1	The pin is used to select command/data cycle.				
7,70	'	XA0 = 0, status read / command write cycle is selected. XA0 = 1, data read / Write cycle is selected.				
XNCS	I	Chip Select Input Low active chip select pin. If host I/F set as serial host mode then this pin can be read from GPI-B0. With internal pull-high with resistor.				
XNRD_EN (XEN)	ı	Enable/Read Enable When MPU interface (I/F) is 8080 series, this pin is used as XnRD signa (Data Read), active low. When MPU I/F is 6800 series, this pin is used as XEN signal (Enable), active high. If host I/F set as serial host mode then this pin can be read from GPI-B1. With internal pull-high with resistor.				
XNWR_RWN (XRnW)	ı	Write/Read-Write When MPU I/F is 8080 series, this pin is used as XnWR signal (data write) active low. When MPU I/F is 6800 series, this pin is used as XRnW signal (data read/write control). Active high for read and active low for write. If host I/F set as serial host mode then this pin can be read from GPI-B2. With internal pull-high with resistor.				
XNINTR	O Interrupt Signal Output					
MAIN	(8mA)	The interrupt output for host to indicate the status.				
XNWAIT	O (8mA)	Wait Signal Output When high, it indicates that the RA8889 is ready to transfer data. When low, then microprocessor is in wait state.				
XPS[2:0]	I	Parallel /Serial Host I/F Select 00X: (parallel host) 8080 interface with 8/16-bits data bus 01X: (parallel host) 6800 interface with 8/16-bits data bus 100: (serial host) 3-Wire SPI 101: (serial host) 4-Wire SPI 11x: (serial host) IIC Note: If host I/F set as parallel host mode, then XPS[0] pin is external interrupt pin.				



4.2 Serial Host Interface (Multiplex with Parallel Host Interface)

Pin Name	Dir/Drv.	Pin Description			
XSSCL (XDB[7])	I	SPI or IIC Clock XSSCL, 3-wire, 4-wire Serial or IIC I/F clock.			
XSSDI XSSDA (XDB[6])	I	IIC data /4-wire SPI Data Input 3-wire SPI I/F: NC, please connect it to GND. 4-wire SPI I/F: XSSDI, Data input for serial I/F. IIC I/F: XSSDA, Bi-direction data for serial I/F			
XSSD XSSDO (XDB[5])	Ю	3-wire SPI Data /4-wire SPI Data Output/IIC Slave Address Select 3-wire SPI I/F: XSSD, Bi-direction data for serial I/F 4-wire SPI I/F: XSSDO, Data output for serial I/F. IIC I/F: XIICA[5], IIC device address bit [5]			
XnSCS (XDB[4])	I	SPI Chip Select/IIC Slave Address Select XnSCS, Chip select pin for 3-wire or 4-wire serial I/F. IIC I/F: XIICA[4], IIC device address bit [4].			
XIICA[3:0] (XDB[3:0])	I	IIC I/F: IIC Slave Address Select. XIICA[3:0], 3 4-wire SPI I/F: NC, please connect it to GND. IIC I/F: IIC device address bit [3:0]			

4.3 Serial Flash or SPI master Interface (14 signals)

Pin Name	Dir/Drv.	Pin Description			
XNSFCS0	IO (8mA)	Chip Select 0 for External Serial Flash/ROM or SPI device SPI Chip select pin #0 for serial Flash/ROM or SPI device. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-C3); default is GPIO-C3 input function.			
XNSFCS1	IO (8mA)	Chip Select 1 for External Serial Flash/ROM or SPI device SPI Chip select pin #1 for serial Flash/ROM or SPI device. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-C4); default is GPIO-C4 input function. *auto pull-high in reset period if xtest [2:1] is not equal to 01b.			
XNSFCS2	IO (8mA) Chip Select 2 for External Serial Flash/ROM or SPI device SPI Chip select pin #2 for serial Flash/ROM or SPI device.				
XNSFCS3	IO (8mA)	Chip Select 3 for External Serial Flash/ROM or SPI device SPI Chip select pin #3 for serial Flash/ROM or SPI device.			
хѕск	SPI Serial Clock Serial clock output for serial Flash/ROM or SPI device. * If SPI master I/F is disabled then it can be programmed as GI (GPIO-C0); default is GPIO-C0 input function.				
XMOSI (XSIO0)	Master Output Slave Input Single mode: Data input of serial Flash/ROM or SPI device. For RA88 output. Dual mode: The signal is used as bi-direction data #0(SIO0). Only serial flash DMA mode. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-C1); default is GPIO-C1 input function.				



Pin Name	Dir/Drv.	Pin Description			
XMISO (XSIO1)	IO (8mA)	Master Input Slave Output Single mode: Data output of serial Flash/ROM or SPI device. For RA8889, it is input. Dual mode: The signal is used as bi-direction data #1(SlO1). Only valid in serial flash DMA mode. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-C2); default is GPIO-C2 input function.			
XSIO2	IO (8mA)	Slave Input IO 2 Qaud mode: Data output of serial Flash/ROM or SPI device. For RA8889, it is input.			
XSIO3	IO (8mA)	Slave Input IO 3 Qaud mode: Data output of serial Flash/ROM or SPI device. For RA8889, it is input.			
XSPI1_SCK	IO (8mA)	SPI Serial Clock (SPI 1) Serial clock output for serial Flash/ROM or SPI device. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-Codefault is GPIO-Codefault in GPIO-Co			
XSPI1_MSIO0	IO (8mA)	Master Output Slave Input (SPI 1) Single mode: Data input of serial Flash/ROM or SPI device. For RA8889, it is output. Dual mode: The signal is used as bi-direction data #0(SIO0). Only valid i serial flash DMA mode. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-C1 default is GPIO-C1 input function.			
XSPI1_MSIO1	IO (8mA)	Master Input Slave Output (SPI 1) Single mode: Data output of serial Flash/ROM or SPI device. For RA8889, it is input. Dual mode: The signal is used as bi-direction data #1(SIO1). Only valid in serial flash DMA mode. * If SPI master I/F is disabled then it can be programmed as GPIO (GPIO-C2); default is GPIO-C2 input function.			
XSPI1_MSIO2	IO (8mA)	Slave Input IO 2 (SPI 1) Qaud mode: Data output of serial Flash/ROM or SPI device. For RA8889, it is input.			
XSPI1_MSIO3	IO (8mA)	Slave Input IO 3 (SPI 1) Qaud mode: Data output of serial Flash/ROM or SPI device. For RA8889, it is input.			



4.4 PWM Interface (2 signals)

Pin Name	Dir/Drv.	Pin Description	
XPWM0	IO (8mA)	PWM signal output 1 XPWM 0 output mode is decided by configuration register. If PWM function disabled then it can be programmed as GPIO (GPIO-C7), default is GPIO-C7 input function, or output core clock.	
XPWM1 (XCLK3)	IO (8mA)	PWM signal output 2 / Clock 3 input (panel scan clock) When XTEST[0] set low: XPWM1 set as output mode & output function is decided by configuration register. It may normal XPWM1 function, oscillator clock output or error flag for Scan bandwidth insufficient or Memory access out of range. (or lso clock output) When XTEST[0] set high: XPWM1 pin is external panel scan clock input	

4.5 KEYSCAN Interface (10 signals)

Pin Name	Dir/Drv.	Pin Description			
XKIN[4:0]	I	Keypad Data Line or GPIs (General Purpose Input) Keypad data inputs (Default), with internal pull-up resister. XKIN[0] also has IIC master's XSCL function. In RA8889, XKIN [4:1] are share with XPDAT & GPIO-D.			
XKOUT[4:0]	O (2mA)	Keypad Strobe Line or GPOs (General Purpose Output) Keypad matrix strobe lines outputs with open-drain. (Default). XKOUT[0] also has IIC master's XSDA function. In RA8889, XKOUT [4:1] are share with XPDAT & GPIO-D.			



4.6 LCD Panel Digital Interface (28 signals)

XVSYNC (O (8mA) O (4mA) O (4mA) O (4mA)	Panel scan Clo Generic TFT into It derives from S VSYNC Pulse Generic TFT into HSYNC Pulse Generic TFT into Data Enable Generic TFT into LCD Panel Data TFT LCD data b 64K/256K/16.7N corresponding R	erface signal erface signal erface signal erface signal erface signal a Bus us output for	for vertical for horizon	synchronous tal synchrono	ous pulse.
XHSYNC ((4mA) O (4mA)	Generic TFT into HSYNC Pulse Generic TFT into Data Enable Generic TFT into LCD Panel Data TFT LCD data b 64K/256K/16.7N	erface signal erface signal a Bus us output fo	for horizon	tal synchrono	ous pulse.
YDE ((4mA) O	Generic TFT into Data Enable Generic TFT into LCD Panel Data TFT LCD data b 64K/256K/16.7M	erface signal a Bus us output fo	for data val	-	•
XDE (Data Enable Generic TFT into LCD Panel Data TFT LCD data b 64K/256K/16.7M	erface signal a Bus us output fo	for data val	-	•
		LCD Panel Data TFT LCD data b 64K/256K/16.7M	a Bus us output fo			
XPDAT [23:0] (IO (4mA)	Pin Name TFT output Setting XPDAT[0] XPDAT[1] XPDAT[2] XPDAT[3] XPDAT[4] XPDAT[6] XPDAT[6] XPDAT[6] XPDAT[7] XPDAT[8] XPDAT[8] XPDAT[10] XPDAT[10] XPDAT[11] XPDAT[12] XPDAT[14] XPDAT[15] XPDAT[15] XPDAT[16] XPDAT[17] XPDAT[18] XPDAT[19] XPDAT[20] XPDAT[21] XPDAT[22] XPDAT[23] *unused pins can	GB bus for or of the control of the	by register different sett Digital TF 10b (16-bits) PIO-DO/ XKII PIO-D1/ XKII PIO-D1/ XKII PIO-D2/ XKII PIO-D2/ XKII PIO-D2/ XKII PIO-D2/ XKII PIO-D3/ XKOI PIO-D	setting; user ting. T Interface 01b (18-bits) N[1] N[2] B0 B1 B2 B3 B4 B5 N[3] JT[3] G0 G1 G2 G3 G4 G5 JT[1] JT[2] R0 R1 R2 R3 R4 R5 D/E/F(default)	00b (24-bits) B0 B1 B2 B3 B4 B5 B6 B7 G0 G1 G2 G3 G4 G5 G6 G7 R0 R1 R2 R3 R4 R5 R6 R7



4.7 Clock, Reset & Test Mode (6 signals)

Pin Name	Dir/Drv.	Pin Description			
XI (XCLK1)	I	Crystal input/Clock 1 input The recommended frequency range of the external crystal must be 10MHz. When the XTEST[0] pin is set to low level, the XI (XCLK1) pin is provided to the internal PLL circuit for use. Therefore, in such application conditions, the XI (XCLK1) pin must be connected to an external crystal to generate the relevant clock signals required by RA8889. On the contrary, when the XTEST[0] pin is set to high level, the XI (XCLK1 pin will be used as the input pin of the external clock.			
хо	0	Crystal Output The XO pin is the output pin of the internal PLL circuit. The XO pin should be connected to an external crystal.			
XNRST	I/OC	Reset Signal input To avoid noise interfere XnRST signal and cause fake reset behavior, exter XnRST level will be admitted only if it keep its signal level at least 256 O clocks.			
XTEST[0]	I	Clock Test Mode Internal pull down. For chip test function, should be connected to GND for normal operation. 0: Normal mode, Use internal PLL clock. 1: bypass internal PLL clock and instead them with CLK1I, CLK2I & CLK3I.			
Chip Test Mode 00: normal mode 01: Force SPI master I/F pin floating (for in-system-programming) 1X: RESERVED		00: normal mode 01: Force SPI master I/F pin floating (for in-system-programming)			

4.8 Power and Ground

Pin Name	Dir/Drv.	Pin Description	
LDO1_OUT LDO2_OUT LDO3_OUT	Р	Loading Capacitor for each LDO Connect a 1uF capacitor to ground.	
VDD33	Р	O VDD 3.3V IO power input.	
vss	Р	GND IO Cell/Core ground signal	